

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date
28 April 2005 (28.04.2005)

PCT

(10) International Publication Number
WO 2005/038890 A1

(51) International Patent Classification⁷: H01L 21/20, 21/205, C30B 25/08, 29/52

(21) International Application Number: PCT/US2004/030872

(22) International Filing Date: 21 September 2004 (21.09.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data: 10/683,937 10 October 2003 (10.10.2003) US

(71) Applicant (for all designated States except US): APPLIED MATERIALS, INC. [US/US]; 3050 Bowers Ave., Santa Clara, CA 95054 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): KIM, Yihwan [KR/US]; 825 Heavenly Place, Milpitas, CA 95035 (US). SAMOILOV, Arkadii, V. [US/US]; 1136 S. Mary Avenue, Sunnyvale, CA 94087 (US).

(74) Agents: PATTERSON, B. Todd et al.; MOSER, PATTERSON & SHERIDAN, L.L.P., 3040 Post Oak Blvd., Suite 1500, Houston, TX 77056-6582 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHODS OF SELECTIVE DEPOSITION OF HEAVILY DOPED EPITAXIAL SIGE



(57) Abstract: In one embodiment a method for depositing a silicon film or silicon germanium film on a substrate is provided which includes placing the substrate within a process chamber and heating the substrate surface to a temperature in the range from about 600 C to about 900 C while maintaining a pressure in the process chamber in the range from about 13 Pa (0.1 Torr) to about 27 kPa (200 Torr). A deposition gas is provided to the process chamber and includes SiH₄, an optional germanium source gas, an etchant, a carrier gas and optionally at least one dopant gas. The silicon film or the silicon germanium film is selectively and epitaxially grown on the substrate. One embodiment includes a method for depositing a silicon-containing film with an inert gas as the carrier gas. Methods also include the fabrication of electronic devices utilizing selective silicon germanium epitaxial films.

WO 2005/038890 A1

METHODS OF SELECTIVE DEPOSITION OF HEAVILY DOPED EPITAXIAL SiGe**BACKGROUND OF THE INVENTION****Field of the Invention**

[0001] Embodiments of the invention generally relate to the field of semiconductor manufacturing processes and devices, more particular, to methods of depositing silicon-containing films forming semiconductor devices.

Description of the Related Art

[0002] As smaller transistors are manufactured, ultra shallow source/drain junctions are becoming more challenging to produce. According to the International Technology Roadmap for Semiconductors (ITRS), junction depth is required to be less than 30 nm for sub-100 nm CMOS (complementary metal-oxide semiconductor) devices. Conventional doping by implantation and annealing is less effective as the junction depth approaches 10 nm. Doping by implantation requires a post-annealing process in order to activate dopants and post-annealing causes enhanced dopant diffusion into layers.

[0003] Recently, heavily-doped (about $>10^{19}$ atoms/cm³), selective SiGe epitaxy has become a useful material to deposit during formation of elevated source/drain and source/drain extension features. Source/drain extension features are manufactured by etching silicon to make a recessed source/drain feature and subsequently filling the etched surface with a selectively grown SiGe epilayer. Selective epitaxy permits near complete dopant activation with *in-situ* doping, so that the post annealing process is omitted. Therefore, junction depth can be defined accurately by silicon etching and selective epitaxy. On the other hand, the ultra shallow source/drain junction inevitably results in increased series resistance. Also, junction consumption during silicide formation increases the series resistance even further. In order to compensate for junction consumption, an elevated source/drain is epitaxially and selectively grown on the junction.

[0004] Selective Si epitaxial deposition and selective SiGe epitaxial deposition permits growth of epitayers on silicon moats with no growth on dielectric areas. Selective epitaxy may be used in semiconductor devices, such as within elevated source/drains, source/drain extensions, contact plugs, and base layer deposition of bipolar devices. Generally, a selective epitaxy process involves two reactions, deposition and etching, that simultaneously occur with relatively different reaction rates on silicon and on dielectric surface. A selective process window results in deposition only on silicon surfaces by changing the concentration of an etchant gas (e.g., HCl). A popular process to perform selective, epitaxy deposition is to use dichlorosilane (SiH_2Cl_2) as a silicon source, germane (GeH_4) as a germanium source, HCl as an etchant to provide selectivity during the deposition and hydrogen (H_2) as a carrier gas.

[0005] Although SiGe epitaxial deposition is suitable for small dimensions, this approach does not readily prepare doped SiGe since the dopants react with HCl. The process development of heavily boron doped (e.g., higher than $5 \times 10^{19} \text{ cm}^{-3}$) selective SiGe epitaxy is a much more complicated task because boron doping makes the process window for selective deposition narrow. Generally, when more boron concentration (e.g., B_2H_6) is added to the deposition gas flow, a higher HCl concentration is necessary to achieve selectivity due to the increase growth rate of deposited film(s) on any dielectric areas. This higher HCl flow rate reduces boron incorporation in the epitayers presumably because the B-Cl bond is stronger than Ge-Cl and Si-Cl bonds.

[0006] Therefore, there is a need to have a process for selectively and epitaxially depositing silicon and silicon compounds with an enriched dopant concentration. Furthermore, the process must maintain a high growth of the deposited material. Also, the process must have less dependency on germanium and boron concentrations in the silicon compound in relation to an etchant flow rate.

SUMMARY OF THE INVENTION

[0007] In one embodiment, a method of depositing a silicon germanium film on a substrate is provided which includes placing the substrate within a process chamber and heating the substrate surface to a temperature in a range from about 500°C to about 900°C while maintaining a pressure in a range from about 0.1 Torr to about 200 Torr. A deposition gas is provided to the process chamber and includes SiH₄, GeH₄, HCl, a carrier gas and at least one dopant gas, such as diborane, arsine or phosphine. A doped silicon germanium film is epitaxially grown on the substrate.

[0008] In another embodiment, a selective epitaxial method for growing a doped silicon germanium film on a substrate is provided which includes placing the substrate within a process chamber at a pressure in a range from about 0.1 Torr to about 200 Torr and heating the substrate surface to a temperature in a range from about 500°C to about 900°C. A deposition gas is provided to the process chamber and includes SiH₄, a germanium source, an etchant source, a carrier gas and at least one dopant gas. The silicon germanium film is grown and has a dopant concentration in a range from about 1×10^{20} atoms/cm³ to about 2.5×10^{21} atoms/cm³.

[0009] In another embodiment, a selective epitaxial method for growing a silicon-containing film on a substrate is provided which includes placing the substrate within a process chamber at a pressure in a range from about 0.1 Torr to about 200 Torr and heating the substrate surface to a temperature in a range from about 500°C to about 900°C. A deposition gas is provided to the process chamber and includes SiH₄, HCl and a carrier gas. The silicon-containing film is grown at a rate from about 50 Å/min to about 600 Å/min.

[0010] In another embodiment, a selective epitaxial method for growing a silicon-containing film on a substrate is provided which includes placing the substrate within a process chamber at a pressure in a range from about 0.1 Torr to about 200 Torr, heating the substrate to a temperature in a range from about 500°C to about 900°C, providing a deposition gas that includes Cl₂SiH₂, HCl and a carrier gas and depositing a silicon-containing layer on the substrate. The method further includes

providing a second deposition gas comprising SiH₄, HCl and a second carrier gas and depositing a second silicon-containing layer on the silicon-containing layer.

[0011] In another embodiment, a method of selectively depositing a silicon-containing film on a substrate is provided which includes placing the substrate within a process chamber, heating the substrate to a temperature in a range from about 500°C to about 900°C and maintaining a pressure in a range from about 0.1 Torr to about 200 Torr. The method further includes providing a deposition gas containing SiH₄, a germanium source, HCl, at least one dopant gas and a carrier gas selected from the group consisting of N₂, Ar, He and combinations thereof and depositing the silicon-containing film epitaxially on the substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

[0013] Figures 1A-C show several devices with epitaxially deposited silicon-containing layer; and

[0014] Figures 2A-F show schematic illustrations of fabrication techniques for a source/drain extension device within a MOSFET.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0015] The invention provides a process to epitaxially deposit silicon containing compounds during the manufacture of various device structures. In some embodiments, the process utilizes the silicon precursor silane (SiH₄) during the deposition of silicon compounds. While past techniques usually have used chlorine-containing precursors, such as dichlorosilane, for selective deposition, embodiments

of the present invention teach the utilization of silane as a precursor. The use of silane has been found to deposit silicon containing films more quickly than that of dichlorosilane. Also, the use of silane provides a higher degree of control for dopant concentrations while the film and increasing the deposition rate.

[0016] Some embodiments disclose processes to grow films of selective, epitaxial silicon compounds. Selective silicon containing film growth generally is conducted when the substrate or surface includes more than one material, such as exposed single crystalline silicon surface areas and features that are covered with dielectric material, such as oxide layers or nitride layers. Usually, these features are dielectric material and may include silicon oxide silicon nitride, silicon oxynitride, tantalum nitride. Selective epitaxial growth to the crystalline, silicon surface is achieved while the feature is left bare, generally, with the utilization of an etchant (e.g., HCl). The etchant removes amorphous silicon or polysilicon growth from features quicker than the etchant removes crystalline silicon growth from the substrate, thus selective epitaxial growth is achieved.

[0017] Carrier gases are used throughout the processes and include H₂, Ar, N₂, He and combinations thereof. In one example, H₂ is used as a carrier gas. In another example N₂ is used as a carrier gas. In one embodiment, a carrier gas is substantial free of H₂ or atomic hydrogen during an epitaxial deposition process. However, a relatively inert gas may be used as a carrier gas, such as N₂, Ar, He and combinations thereof. Carrier gases may be combined in various ratios during some embodiments of the process.

[0018] In one embodiment, a carrier gas includes N₂ and/or Ar to maintain available sites on the silicon compound film. The presence of hydrogen on the silicon compound surface limits the number of available sites (i.e., passivates) for Si or SiGe to grow when an abundance of H₂ is used as a carrier gas. Consequently, a passivated surface limits the growth rate at a given temperature, particularly at lower temperatures (e.g., <650°C). Therefore, a carrier gas of N₂ and/or Ar may be used during a process at lower temperature and reduce the thermal budget without sacrificing the growth rate.

[0019] In one embodiment of the invention, a silicon compound film is epitaxially grown as a Si film. A substrate (e.g., 300 mm OD) containing a semiconductor feature is placed into the process chamber. During this deposition technique, a silicon precursor (e.g., silane) is flown concurrently into the process chamber with a carrier gas (e.g., H₂ and/or N₂) and an etchant (e.g., HCl). The flow rate of the silane is in the range from about 5 sccm to about 500 sccm. The flow rate of the carrier gas is from about 1,000 sccm to about 60,000 sccm. The flow rate of the etchant is from about 5 sccm to about 1,000 sccm. The process chamber is maintained at a pressure from about 0.1 Torr to about 200 Torr, preferably about 15 Torr. The substrate is kept at a temperature in the range from about 500°C to about 1,000°C, preferably from about 600°C to about 900°C, for example, from 600°C to 750°C, or in another example, from 650°C to 800°C. The mixture of reagents is thermally driven to react and epitaxially deposit crystalline silicon. The HCl etches any deposited amorphous silicon or polycrystalline silicon from dielectric features on the surface of the substrate. The process is conducted to form the deposited silicon compound with a thickness in a range from about 100 Å to about 3,000 Å and has a deposition rate between about 50 Å/min and about 600 Å/min, preferably about 150 Å/min. In one embodiment, the silicon compound has a thickness greater than 500 Å, such as about 1,000 Å or greater.

[0020] Etchants maintain various areas on a device to be free of deposited silicon compound. Etchants that are useful during selective deposition processes throughout the embodiments include HCl, HF, F₂, NF, XeF₂, HBr, Si₂Cl₆, SiCl₄, Cl₂SiH₂, CCl₄, Cl₂ and combinations thereof. Other silicon precursors, besides silane, useful to deposit silicon compounds include higher silanes and organosilanes. Higher silanes include the compounds with the empirical formula Si_xH_(2x+2), such as disilane (Si₂H₆), trisilane (Si₃H₈), tetrasilane (Si₄H₁₀), derivatives thereof and combinations thereof. Organosilanes include compounds with the empirical formula R_ySi_xH_(2x+2-y), where R = methyl, ethyl, propyl, butyl or other alkyls, such as methylsilane ((CH₃)SiH₃), dimethylsilane ((CH₃)₂SiH₂), ethylsilane ((CH₃CH₂)SiH₃), methyldisilane ((CH₃)Si₂H₅), dimethyldisilane ((CH₃)₂Si₂H₄) and hexamethyldisilane ((CH₃)₆Si₂) derivatives thereof, combinations thereof.

Organosilane compounds have been found to be advantageous silicon sources and carbon sources during embodiments of the present invention to incorporate carbon in to deposited silicon compound.

[0021] In another embodiment of the invention, a silicon compound film is epitaxially grown as a SiGe film. A substrate (e.g., 300 mm OD) containing a semiconductor feature is placed into the process chamber. During this deposition technique, a silicon precursor (e.g., silane) is flown concurrently into the process chamber with a carrier gas (e.g., H₂ and/or N₂), a germanium source (e.g., GeH₄) and an etchant (e.g., HCl). The flow rate of the silane is in the range from about 5 sccm to about 500 sccm. The flow rate of the carrier gas is from about 1,000 sccm to about 60,000 sccm. The flow rate of the germanium source is from about 0.1 sccm to about 10 sccm. The flow rate of the etchant is from about 5 sccm to about 1,000 sccm. The process chamber is maintained at a pressure from about 0.1 Torr to about 200 Torr, preferably about 15 Torr. The substrate is maintained at a temperature in the range from about 500°C to about 1,000°C, preferably from about 700°C to about 900°C. The reagent mixture is thermally driven to react and epitaxially deposit a silicon compound, namely a silicon germanium film. The HCl etches any deposited amorphous SiGe compounds from dielectric features on the surface of the substrate. The process is conducted to form the deposited SiGe compound with a thickness in a range from about 100 Å to about 3,000 Å and has a deposition rate between about 50 Å/min and about 300 Å/min, preferably at about 150 Å/min. The germanium concentration of the SiGe compound is in the range from about 1 atomic percent to about 30 atomic percent, preferably about 20 atomic percent.

[0022] Other germanium sources or precursors besides germane (GeH₄), to deposit silicon compounds include higher germanes and organogermanes. Higher germanes include compounds with the empirical formula Ge_xH_(2x+2), such as digermane (Ge₂H₆), trigermane (Ge₃H₈) and tetragermane (Ge₄H₁₀), derivatives thereof and combinations thereof during various embodiments of the present invention. Organogermanes include compounds with the empirical formula

$R_yGe_xH_{(2x+2-y)}$, where R = methyl, ethyl, propyl, butyl or other alkyls, such as methylgermane $((CH_3)GeH_3)$, dimethylgermane $((CH_3)_2GeH_2)$, ethylgermane $((CH_3CH_2)GeH_3)$, methyldigermane $((CH_3)Ge_2H_5)$, dimethyldigermane $((CH_3)_2Ge_2H_4)$ and hexamethyldigermane $((CH_3)_6Ge_2)$. During various embodiments of the present invention germane and organogermane compounds have been found to be germanium sources as well as carbon sources for incorporating germanium and carbon into the deposited silicon compounds, namely SiGe and SiGeC compounds.

[0023] In one embodiment of the invention, a silicon compound film is epitaxially grown as a doped Si film. A substrate (e.g., 300 mm OD) containing a semiconductor feature is placed into the process chamber. During this deposition technique, a silicon precursor (e.g., silane) is flown concurrently into the process chamber with a carrier gas (e.g., H_2 and/or N_2), a dopant (e.g., B_2H_6) and an etchant (e.g., HCl). The flow rate of the silane is in the range from about 5 sccm to about 500 sccm. The flow rate of the carrier gas is from about 1,000 sccm to about 60,000 sccm. The flow rate of the dopant is from about 0.01 sccm to about 3 sccm. The flow rate of the etchant is from about 5 sccm to about 1,000 sccm. The process chamber is maintained at a pressure from about 0.1 Torr to about 200 Torr, preferably about 15 Torr. The substrate is kept at a temperature in the range from about 500°C to about 1,000°C, preferably from about 700°C to about 900°C. The mixture of reagents is thermally driven to react and epitaxially deposit doped silicon films. The HCl etches any deposited amorphous silicon or polycrystalline silicon from dielectric features on the surface of the substrate. The process deposits a doped silicon compound with a thickness in a range from about 100 Å to about 3,000 Å and has a deposition rate from about 50 Å/min to about 600 Å/min, preferably about 150 Å/min.

[0024] Dopants provide the deposited silicon compounds with various conductive characteristics, such as directional electron flow in a controlled and desired pathway required by the electronic device. Films of the silicon compounds are doped with particular dopants to achieve the desired conductive characteristic. In one with the embodiment, the silicon compound is deposited as doped p-type material by co-flowing diborane with the silicon precursor. The boron concentration of the

deposited silicon compound is in the range from about 10^{15} atoms/cm³ to about 10^{21} atoms/cm³. In one example, the p-type dopant has a concentration of at least 5×10^{19} atoms/cm³. In another example, the p-type dopant is in the range from about 1×10^{20} atoms/cm³ to about 2.5×10^{21} atoms/cm³. In another example, the silicon compound is doped n-type, such as with phosphorus and/or arsenic to a concentration in the range from about 10^{15} atoms/cm³ to about 10^{21} atoms/cm³.

[0025] Besides diborane, other boron containing dopants include boranes and organoboranes. Boranes include borane, diborane, triborane, tetraborane and pentaborane, while alkylboranes include compounds with the empirical formula $R_xBH_{(3-x)}$, where R = methyl, ethyl, propyl or butyl and x = 0, 1, 2 or 3. Alkylboranes include trimethylborane ((CH₃)₃B), dimethylborane ((CH₃)₂BH), triethylborane ((CH₃CH₂)₃B), diethylborane ((CH₃CH₂)₂BH) and derivatives thereof. Dopants also include arsine (AsH₃), phosphine (PH₃) and alkylphosphines, such as with the empirical formula $R_xPH_{(3-x)}$, where R = methyl, ethyl, propyl or butyl and x = 0, 1, 2 or 3. Alkylphosphines include trimethylphosphine ((CH₃)₃P), dimethylphosphine ((CH₃)₂PH), triethylphosphine ((CH₃CH₂)₃P) and diethylphosphine ((CH₃CH₂)₂PH).

[0026] In another embodiment of the invention, a silicon compound film is epitaxially grown to produce a doped SiGe film. A substrate (e.g., 300 mm OD) containing a semiconductor feature is placed into the process chamber. During this deposition technique, a silicon precursor (e.g., silane) is flown concurrently into the process chamber with a carrier gas (e.g., H₂ and/or N₂), a germanium source (e.g., GeH₄), a dopant (e.g., B₂H₆) and an etchant (e.g., HCl). The flow rate of the silane is in the range from about 5 sccm to about 500 sccm. The flow rate of the carrier gas is from about 1,000 sccm to about 60,000 sccm. The flow rate of the germanium source is from about 0.1 sccm to about 10 sccm. The flow rate of the dopant is from about 0.01 sccm to about 3 sccm. The flow rate of the etchant is from about 5 sccm to about 1,000 sccm. The process chamber is maintained at a pressure from about 0.1 Torr to about 200 Torr, preferably about 15 Torr. The substrate is maintained at a temperature in the range from about 500°C to about 1,000°C, preferably from about 700°C to about 900°C. The reagent mixture is

thermally driven to react and epitaxially deposit a silicon compound, namely a silicon germanium film. The HCl etches any deposited amorphous SiGe from features upon the surface of the substrate. The process is conducted to form the doped SiGe compound with a thickness in a range from about 100 Å to about 3,000 Å and has a deposition rate between about 50 Å/min and about 600 Å/min, preferably at about 150 Å/min. The germanium concentration of the SiGe compound is in the range from about 1 atomic percent to about 30 atomic percent, preferably about 20 atomic percent. The boron concentration of the SiGe compound is in the range from about 1×10^{20} atoms/cm³ to about 2.5×10^{21} atoms/cm³, preferably about 2×10^{20} atoms/cm³.

[0027] In another embodiment of the invention, a silicon compound film is epitaxially grown as a SiGeC film. A substrate (e.g., 300 mm OD) containing a semiconductor feature is placed into the process chamber. During this deposition technique, a silicon precursor (e.g., silane) is flown concurrently into the process chamber with a carrier gas (e.g., H₂ and/or N₂), a germanium source (e.g., GeH₄), a carbon source (e.g., CH₃SiH₃) and an etchant (e.g., HCl). The flow rate of the silane is in the range from about 5 sccm to about 500 sccm. The flow rate of the carrier gas is from about 1,000 sccm to about 60,000 sccm. The flow rate of the germanium source is from about 0.1 sccm to about 10 sccm. The flow rate of the carbon source is from about 0.1 sccm to about 50 sccm. The flow rate of the etchant is from about 5 sccm to about 1,000 sccm. The process chamber is maintained at a pressure from about 0.1 Torr to about 200 Torr, preferably about 15 Torr. The substrate is maintained at a temperature in the range from about 500°C to about 1,000°C, preferably from about 500°C to about 700°C. The reagent mixture is thermally driven to react and epitaxially deposit a silicon compound, namely a silicon germanium carbon film. The HCl etches any deposited amorphous or polycrystalline SiGeC compounds from dielectric features upon the surface of the substrate. The process deposits a SiGeC compound with a thickness in a range from about 100 Å to about 3,000 Å and has at a deposition rate between about 50 Å/min and about 600 Å/min, preferably about 150 Å/min. The germanium concentration of the SiGeC compound is in the range from about 1 atomic percent to about 30 atomic percent,

preferably about 20 atomic percent. The carbon concentration of the SiGeC compound is in the range from about 0.1 atomic percent to about 5 atomic percent, preferably about 2 atomic percent.

[0028] Other carbon sources or precursors, besides ethylene or methane, are useful while depositing silicon compounds and include alkyls, alkenes and alkynes of ethyl, propyl and butyl. Such carbon sources include ethyne (C_2H_2), propane (C_3H_8), propene (C_3H_6), butyne (C_4H_6), as well as others. Other carbon sources include organosilane compounds, as described in relation to silicon sources.

[0029] In another embodiment of the invention, a silicon compound film is epitaxially grown as a doped-SiGeC film. A substrate (e.g., 300 mm OD) containing a semiconductor feature is placed into the process chamber. During this deposition technique, silicon precursor (e.g., silane) is flown concurrently into the process chamber with a carrier gas (e.g., H_2 and/or N_2), a germanium source (e.g., GeH_4), a carbon source (e.g., CH_3SiH_3), a dopant (e.g., B_2H_6) and an etchant (e.g., HCl). The flow rate of the silane is in the range from about 5 sccm to about 500 sccm. The flow rate of the carrier gas is from about 1,000 sccm to about 60,000 sccm. The flow rate of the germanium source is from about 0.1 sccm to about 10 sccm. The flow rate of the carbon source is from about 0.1 sccm to about 50 sccm. The flow rate of the dopant is from about 0.01 sccm to about 3 sccm. The flow rate of the etchant is from about 5 sccm to about 1,000 sccm. The process chamber is maintained with a pressure from about 0.1 Torr to about 200 Torr, preferably at about 15 Torr. The substrate is maintained at a temperature in the range from about 500°C to about 1,000°C, preferably from about 500°C to about 700°C. The reagent mixture is thermally driven to react and epitaxially deposit a silicon compound, namely a doped silicon germanium carbon film. The HCl etches any deposited amorphous or polycrystalline SiGeC compounds from dielectric features on the surface of the substrate. The process deposits a doped-SiGeC compound with a thickness in a range from about 100 Å to about 3,000 Å and has a deposition rate between about 50 Å/min and about 600 Å/min, preferably about 150 Å/min. The germanium concentration of the SiGeC compound is in the range from about 1 atomic percent to about 30 atomic percent, preferably about 20 atomic percent. The

carbon concentration of the SiGeC compound is in the range from about 0.1 atomic percent to about 5 atomic percent, preferably about 2 atomic percent. The boron concentration is in the range from about 1×10^{20} atoms/cm³ to about 2.5×10^{21} atoms/cm³ of the SiGe compound, preferably at about 2×10^{20} atoms/cm³.

[0030] In another embodiment of the invention, a second silicon compound film is epitaxially grown as a SiGe film by using dichlorosilane (Cl₂SiH₂), subsequently to depositing any of the silicon compounds as described above via silane as a silicon source. A substrate (e.g., 300 mm OD) containing any of the above described silicon containing compounds is placed into the process chamber. During this deposition technique, dichlorosilane is flown concurrently into the process chamber with a carrier gas (e.g., H₂ and/or N₂), a germanium source (e.g., GeH₄) and an etchant (e.g., HCl). The flow rate of the dichlorosilane is in the range from about 5 sccm to about 500 sccm. The flow rate of the carrier gas is from about 1,000 sccm to about 60,000 sccm. The flow rate of the germanium source is from about 0.1 sccm to about 10 sccm. The flow rate of the etchant is from about 5 sccm to about 1,000 sccm. The process chamber is maintained with a pressure from about 0.1 Torr to about 200 Torr, preferably about 15 Torr. The substrate is maintained at a temperature in the range from about 500°C to about 1,000°C, preferably from about 700°C to about 900°C. The reagent mixture is thermally driven to react and epitaxially deposit a second silicon compound, namely a silicon germanium film on the first silicon compound. The HCl etches any deposited amorphous or polycrystalline SiGe compounds from any dielectric features upon the surface of the substrate. The process is conducted to form the deposited SiGe compound with a thickness in a range from about 100 Å to about 3,000 Å and has a deposition rate between about 10 Å/min and about 100 Å/min, preferably about 50 Å/min. The germanium concentration is in the range from about 1 atomic percent to about 30 atomic percent of the SiGe compound, preferably about 20 atomic percent. This embodiment describes a process to deposit a second silicon containing film, namely a SiGe film, through substitution of silane with dichlorosilane to any of the previously described embodiments. In another embodiment, a third silicon containing layer is deposited using any of the silane based process discussed above.

[0031] Therefore, in one embodiment, a silicon compound laminate film may be deposited in sequential layers of silicon compounds by altering the silicon precursor between silane and dichlorosilane. In one example, a laminate film of about 2,000 Å is formed by depositing four silicon compound layers (each of about 500 Å), such that the first and third layers are deposited using dichlorosilane in the process gas mixture and the second and fourth layers are deposited using silane in a second process gas mixture. In another aspect of a laminate film, the first and third layers are deposited using silane and the second and fourth layers are deposited using dichlorosilane. The thickness of each layer is independent from each other; therefore, a laminate film may have various thicknesses of the silicon compound layers.

[0032] In one embodiment, dichlorosilane is added to process gas for depositing a silicon compound layer on an under layer containing surface islands (e.g., contamination or irregularity to film). A process incorporating dichlorosilane may be less sensitive to irregularities of the surface islands while depositing the silicon compound layer on the under layer. The use of dichlorosilane as the silicon source forms silicon compounds with a higher horizontal or lateral growth rate relative to silicon compounds formed by the use of silane. In one embodiment, the surface island is covered by a silicon compound layer having a consistent surface, then dichlorosilane is replaced with silane in the process gas and deposition of the silicon compound layer is continued.

[0033] Embodiments of the invention teach processes to deposit silicon compounds on many substrates and surfaces. Substrates on which embodiments of the invention may be useful include, but are not limited to semiconductor wafers, such as crystalline silicon (e.g., Si<100> and Si<111>), silicon oxide, silicon germanium, doped or undoped wafers and patterned or non-patterned wafers. Substrates have a variety of geometries (e.g., round, square and rectangular) and sizes (e.g., 200 mm OD, 300 mm OD). Surfaces and/or substrates include wafers, films, layers and materials with dielectric, conductive and barrier properties and include polysilicon, silicon on insulators (SOI), strained and unstrained lattices. Pretreatment of surfaces may include polishing, etching, reduction, oxidation,

hydroxylation, annealing and baking. In one embodiment, wafers are dipped into a 1% HF solution, dried and baked in a hydrogen atmosphere at 800°C.

[0034] In one embodiment, silicon compounds include a germanium concentration within the range from about 0 atomic percent to about 95 atomic percent. In another embodiment, a germanium concentration is within the range from about 1 atomic percent to about 30 atomic percent, preferably from about 15 atomic percent to about 25 atomic percent, and more preferably, about 20 atomic percent. Silicon compounds also include a carbon concentration within the range from about 0 atomic percent to about 5 atomic percent. In other aspects, a carbon concentration is within the range from about 200 ppm to about 2 atomic percent.

[0035] The silicon compound films of germanium and/or carbon are produced by various processes of the invention and can have consistent, sporadic or graded elemental concentrations. Graded silicon germanium films are disclosed in U.S. Patent No. 6,770,134 and in U.S. Patent Application 10/014,466, published as U.S. Patent Publication No. 20020174827, both assigned to Applied Material, Inc., and incorporated herein by reference in their entirety for the purpose of describing methods of depositing graded silicon compound films. In one embodiment, silane and a germanium source (e.g., GeH_4) are used to deposit silicon germanium containing films. In this embodiment, the ratio of a silane source and a germanium source may be varied to control the elemental concentration of the silicon compound while growing a graded film. In another embodiment, silane and a carbon source (e.g., CH_3SiH_3) are used to deposit silicon carbon containing films. The ratio of silane and carbon source may be varied to control the elemental concentration of the silicon compound while growing homogenous or graded films. In another embodiment, silane, a germanium source (e.g., GeH_4) and a carbon source (e.g., CH_3SiH_3) are used to deposit silicon germanium carbon containing films. The ratio of silane, germanium and carbon source can be varied in order to provide control of the elemental concentration while growing homogenous or graded films.

[0036] In processes of the invention, silicon compound films are grown by chemical vapor deposition (CVD) processes, wherein CVD processes include atomic

layer deposition (ALD) processes and/or atomic layer epitaxy (ALE) processes. Chemical vapor deposition includes the use of many techniques, such as plasma-assisted CVD (PA-CVD), atomic layer CVD (ALCVD), organometallic or metalorganic CVD (OMCVD or MOCVD), laser-assisted CVD (LA-CVD), ultraviolet CVD (UV-CVD), hot-wire (HWCVD), reduced-pressure or low pressure CVD (RP-CVD or LP-CVD), ultra-high vacuum CVD (UHV-CVD) and others. Preferably, the process uses thermal CVD to epitaxially grow or deposit the silicon compound, whereas the silicon compound includes silicon, SiGe, SiC, SiGeC, doped variants thereof and combinations thereof.

[0037] The processes of the invention can be carried out in equipment known in the art of ALE, CVD and ALD. The apparatus brings the sources into contact with a heated substrate on which the silicon compound films are grown. The processes can operate at a range of pressures from about 1 mTorr to about 2,300 Torr, preferably between about 0.1 Torr and about 200 Torr. Hardware that can be used to deposit silicon-containing films includes the Epi Centura® system and the Poly Gen® system available from Applied Materials, Inc., located in Santa Clara, California. An ALD apparatus is disclosed in U.S. Patent Application No. 10/032,284, published as U.S. Patent Publication No. 20030079686, assigned to Applied Material, Inc., and entitled "Gas Delivery Apparatus and Methods for ALD," and is incorporated herein by reference in entirety for the purpose of describing the apparatus. Other apparatuses include batch, high-temperature furnaces, as known in the art.

[0038] The processes are extremely useful while depositing silicon compound layers in Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) and bipolar transistors as depicted in Figures 1A-1C. Herein, silicon compounds are the deposited layers or films and include Si, SiGe, SiC, SiGeC, doped variants thereof and combinations thereof, epitaxially grown during the processes of the present invention. The silicon compounds include strained or unstrained layers within the films.

[0039] Figures 1A-1B show the epitaxially grown silicon compound on a MOSFET. The silicon compound is deposited to the source/drain features of the device. The silicon compound adheres and grows from the crystal lattice of the underlying layer and maintains this arrangement as the silicon compound grows with thickness. In one embodiment, Figure 1A demonstrates the silicon compound deposited as a source/drain extension source, while in another embodiment, Figure 1B shows the silicon compound deposited as an elevated source/drain (ESD).

[0040] The source/drain layer 12 is formed by ion implantation of the substrate 10. Generally, the substrate 10 is doped n-type while the source/drain layer 12 is doped p-type. Silicon compound layer 14 is epitaxially grown to the source/drain layer 12 by the various embodiments of the present invention. A gate oxide layer 18 bridges the either the segmented silicon compound layer 14 (Figure 1A) or the segmented source/drain layer 12 (Figure 1B). Generally, gate oxide layer 18 is composed of silicon dioxide, silicon oxynitride or tantalum oxide. Partially encompassing the gate oxide layer 18 is a spacer 16, which is usually an isolation material such as a nitride/oxide stack (e.g., $\text{Si}_3\text{N}_4/\text{SiO}_2/\text{Si}_3\text{N}_4$). Also within the spacer 16 is off-set layers 20 (e.g., Si_3N_4) and the gate layer 22 (e.g., W or Ni).

[0041] In another embodiment, Figure 1C depicts the deposited silicon compound layer 34 as a base layer of a bipolar transistor. The silicon compound layer 34 is epitaxially grown with the various embodiments of the invention. The silicon compound layer 34 is deposited to an n-type collector layer 32 previously deposited to substrate 30. The transistor further includes isolation layer 33 (e.g., SiO_2 or Si_3N_4), contact layer 36 (e.g., heavily doped poly-Si), off-set layer 38 (e.g., Si_3N_4) and a second isolation layer 40 (e.g., SiO_2 or Si_3N_4).

[0042] In one embodiment, as depicted in Figures 2A-2F, a source/drain extension is formed within a MOSFET wherein the silicon compound layers are epitaxially and selectively deposited on the surface of the substrate. Figure 2A depicts a source/drain layer 132 formed by implanting ions, such as dopant ions, into the surface of a substrate 130. The segments of source/drain layer 132 are bridged by the gate 136 formed within off-set layer 134. A portion of the

source/drain layer is etched and wet-cleaned, to produce a recess 138, as in Figure 2B.

[0043] Figure 2C illustrates several embodiments of the present invention, in which silicon compound layers 140 (epitaxial) and 142 (polycrystalline) are selectively deposited. Silicon compound layers 140 and 142 are deposited simultaneously without depositing on the off-set layer 134. Silicon compound layers 140 and 142 are generally doped SiGe containing layers with a germanium concentration of about 1 atomic percent to about 30 atomic percent, preferably at about 20 atomic percent and a dopant (e.g., B, As or P) concentration from about 1×10^{20} atoms/cm³ to about 2.5×10^{21} atoms/cm³, preferably at about 2×10^{20} atoms/cm³. During the next step, Figure 2D shows the nitride spacer 144 (e.g., Si₃N₄) deposited to the off-set layer 134.

[0044] Figure 2E depicts another embodiment of the present invention, in which a silicon compound is epitaxially and selectively deposited as silicon compound layer 148. Silicon compound layer 148 is deposited on layer 140 (doped-SiGe). Polysilicon layer 146 is deposited on the silicon compound layer 142 (doped-SiGe).

[0045] In the next step shown in Figure 2F, a metal layer 154 is deposited over the features and the device is annealed. The metal layer 154 may include cobalt, nickel or titanium, among other metals. During the annealing process, polysilicon layer 146 and silicon compound layer 148 are converted to metal silicide layers, 150 and 152, respectively. That is, when cobalt is deposited as metal layer 154, then metal silicide layers 150 and 152 are cobalt silicide after an annealing process.

[0046] The silicon compound is heavily doped with the *in-situ* dopants. Therefore, annealing steps of the prior art are omitted and the overall throughput is shorter. An increase of carrier mobility along the channel and subsequent drive current is achieved with the optional addition of germanium and/or carbon into the silicon compound layer. Selectively grown epilayers of the silicon compound above the gate oxide level can compensate junction consumption during the silicidation, which can relieve concerns of high series resistance of ultra shallow junctions.

These two applications can be implemented together as well as solely for CMOS device fabrication.

[0047] Silicon compounds as deposited by the embodiments herein may be used in the fabrication of devices that include Bipolar (e.g., base, emitter, collector, emitter contact), BiCMOS (e.g., base, emitter, collector, emitter contact) and CMOS (e.g., channel, source/drain, source/drain extension, elevated source/drain, substrate, strained silicon, silicon on insulator and contact plug). Other embodiments of processes teach the growth of silicon compounds films that can be used as gate, base contact, collector contact, emitter contact, elevated source/drain and other uses.

[0048] Example 1: Boron doped silicon germanium deposition: A substrate, Si<100>, (e.g., 300 mm OD) was employed to investigate selective, monocrystalline film growth by CVD. A dielectric feature existed on the surface of the wafer. The wafer was prepared by subjecting to a 1% HF dip for 45 seconds. The wafer was loaded into the deposition chamber (Epi Centura® chamber) and baked in a hydrogen atmosphere at 800°C for 60 seconds to remove native oxide. A flow of carrier gas, hydrogen, was directed towards the substrate and the source compounds were added to the carrier flow. Silane (100 sccm) and germane (6 sccm) were added to the chamber at 15 Torr and 725°C. Hydrogen chloride was delivered with a flow rate of 460 sccm. Diborane was delivered with a flow rate of 1 sccm. The substrate was maintained at 725°C. Deposition was carried out for 5 minutes to form a 500 Å SiGe film with a germanium concentration of 21 atomic percent and the boron concentration was $2.0 \times 10^{20} \text{ cm}^{-3}$.

[0049] Example 2: Phosphorus doped silicon germanium deposition: A substrate was prepared as in Example 1. The wafer was loaded into the deposition chamber (Epi Centura® chamber) and baked in a hydrogen atmosphere at 800°C for 60 seconds to remove native oxide. A flow of carrier gas, hydrogen, was directed towards the substrate and the source compounds were added to the carrier flow. Silane (100 sccm) and germane (4 sccm) were added to the chamber at 15 Torr and 725°C. Hydrogen chloride was delivered with a flow rate of 250 sccm. Phosphine

was delivered to the chamber with a flow rate of 1 sccm. The substrate was maintained at 725°C. Deposition was carried out for 5 minutes to form a 500 Å SiGe film with a germanium concentration of 20 atomic percent and the phosphorus concentration was $1.6 \times 10^{20} \text{ cm}^{-3}$.

[0050] Example 3: Boron doped silicon germanium deposition with sequential Cl_2SiH_2 and SiH_4 flows: The substrates were prepared as in Example 1. The wafer was loaded into the deposition chamber (Epi Centura® chamber) and baked in a hydrogen atmosphere at 800°C for 60 seconds to remove native oxide. A flow of carrier gas, hydrogen, was directed towards the substrate and the source compounds were added to the carrier flow. Dichlorosilane (100 sccm), germane (2.8 sccm), and diborane (0.3 sccm) were added to the chamber at 15 Torr and 725°C. Hydrogen chloride was delivered with a flow rate of 190 sccm. The substrate was maintained at 725°C. Deposition was conducted for 72 seconds to form a first layer of silicon compound with a thickness of 50 Å. On top of the first layer, a subsequent epitaxial layer (*i.e.*, a second layer of silicon compound) was deposited using silane (100 sccm), germane (6 sccm), hydrogen chloride (460 sccm) and diborane (1 sccm). The chamber pressure and temperature remained constant (15 Torr and 725°C) and the deposition was conducted for 144 seconds to form 250 Å layer of the second layer.

[0051] Examples 4: Boron doped silicon germanium deposition with sequential using SiH_4 and Cl_2SiH_2 : The substrates were prepared as in Example 1. The wafer was loaded into the deposition chamber (Epi Centura® chamber) and baked in a hydrogen atmosphere at 800°C for 60 seconds to remove native oxide. A flow of carrier gas, hydrogen, was directed towards the substrate and the source compounds were added to the carrier flow. Silane (100 sccm), germane (6 sccm), and diborane (1 sccm) were added to the chamber at 15 Torr and 725°C. Hydrogen chloride was delivered with a flow rate of 460 sccm. The substrate was maintained at 725°C. Deposition was conducted for 144 seconds to form a first layer of silicon compound with a thickness of 250 Å. On top of the first layer, a second layer of silicon compound was sequentially deposited using dichlorosilane (100 sccm),

germane (2.8 sccm), hydrogen chloride (190 sccm) and diborane (0.3 sccm). The chamber pressure and temperature remained constant (15 Torr and 725°C) was conducted for 72 seconds to form additional 50 Å layer.

[0052] While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.

Claims:

1. A method of depositing a silicon germanium film on a substrate comprising:
 - placing the substrate within a process chamber;
 - heating the substrate to a temperature in a range from about 500°C to about 900°C;
 - maintaining a pressure in a range from about 0.1 Torr to about 200 Torr;
 - providing a deposition gas comprising SiH₄, GeH₄, HCl, a carrier gas and at least one dopant gas; and
 - depositing the silicon germanium film epitaxially on the substrate.
2. The method of claim 1, wherein the at least one dopant gas is a boron containing compound selected from the group consisting of BH₃, B₂H₆, B₃H₈, Me₃B, Et₃B, complexes thereof and derivatives thereof or combinations thereof.
3. The method of claim 2, wherein the silicon germanium film is deposited with a boron concentration in a range from about 1×10²⁰ atoms/cm³ to about 2.5×10²¹ atoms/cm³.
4. The method of claim 1, wherein the at least one dopant gas includes an arsenic containing compound or a phosphorus containing compound.
5. The method of claim 1, wherein the carrier gas is selected from the group consisting of H₂, Ar, N₂, He or combinations thereof.

6. The method of claim 5, wherein the deposition gas further comprises a member selected from the group of consisting of a carbon source, Cl_2SiH_2 or combinations thereof.
7. The method of claim 6, wherein the temperature is in a range from about 600°C to about 750°C.
8. The method of claim 7, wherein the silicon germanium film is grown to a thickness in a range from about 100 Å to about 3,000 Å.
9. The method of claim 8, wherein the silicon germanium film is deposited within an electronic device used for CMOS, Bipolar or BiCMOS application.
10. The method of claim 9, wherein a fabrication step is selected from the group consisting of contact plug, source/drain extension, elevated source/drain and bipolar transistor.
11. The method of claim 1, wherein the silicon germanium film is deposited to a first thickness, therein SiH_4 is replaced by Cl_2SiH_2 , and a second silicon germanium film is deposited to a second thickness on the silicon germanium film.
12. The method of claim 1, wherein a silicon-containing film is deposited on the substrate before the silicon germanium film.
13. The method of claim 12, wherein the silicon-containing film is deposited from a process gas comprising Cl_2SiH_2 .

14. A selective epitaxial method for growing a silicon germanium film on a substrate comprising:

placing the substrate within a process chamber at a pressure in a range from about 0.1 Torr to about 200 Torr;

heating the substrate to a temperature in a range from about 500°C to about 900°C;

providing a deposition gas comprising SiH₄, a germanium source, an etchant source, a carrier gas and at least one dopant gas; and

growing selectively the silicon germanium film with a dopant concentration in a range from about 1×10^{20} atoms/cm³ to about 2.5×10^{21} atoms/cm³.

15. The method of claim 14, wherein the germanium source is selected from the group consisting of GeH₄, Ge₂H₆, Ge₃H₈, Ge₄H₁₀, derivatives thereof or combinations thereof.

16. The method of claim 15, wherein the carrier gas is selected from the group consisting of H₂, Ar, N₂, He and combinations thereof.

17. The method of claim 16, wherein the temperature is in a range from about 600°C to about 750°C.

18. The method of claim 17, wherein the etchant source is selected from the group consisting of HCl, SiCl₄, CCl₄, H₂CCl₂, Cl₂, derivatives thereof or combinations thereof.

19. The method of claim 14, wherein the at least one dopant gas is a boron containing compound selected from the group consisting of BH_3 , B_2H_6 , B_3H_8 , Me_3B , Et_3B , complexes thereof, and derivatives thereof or combinations thereof.
20. The method of claim 14, wherein the at least one dopant gas is selected from the group consisting of an arsenic containing compound or a phosphorus containing compound.
21. The method of claim 14, wherein the deposition gas further comprises a member selected from the group consisting of a carbon source, Cl_2SiH_2 or combinations thereof.
22. The method of claim 17, wherein the silicon germanium film is grown to a thickness in a range from about 100 Å to about 3,000 Å.
23. The method of claim 22, wherein the silicon germanium film is deposited within an electronic device used for CMOS, Bipolar or BiCMOS application.
24. The method of claim 23, wherein a fabrication step is selected from the group consisting of contact plug, source/drain extension, elevated source/drain or bipolar transistor.
25. The method of claim 14, wherein the silicon germanium film is deposited on a first thickness, therein SiH_4 is replaced by Cl_2SiH_2 , and a second silicon germanium film is deposited to a second thickness on the silicon germanium film.
26. The method of claim 14, wherein a silicon-containing film is deposited to the substrate before the silicon germanium film.

27. The method of claim 26, wherein the silicon-containing film is deposited from a process gas comprising Cl_2SiH_2 .

28. A selective epitaxial method for growing a silicon-containing film on a substrate comprising:

placing the substrate within a process chamber at a pressure in a range from about 0.1 Torr to about 200 Torr;

heating the substrate to a temperature in a range from about 500°C to about 900°C;

providing a deposition gas comprising SiH_4 , HCl and a carrier gas; and

growing the silicon-containing film at a rate from about 50 Å/min to about 600 Å/min.

29. The method of claim 28, wherein the deposition gas further comprises at least one dopant gas.

30. The method of claim 29, wherein the at least one dopant gas is a boron containing compound selected from the group consisting of BH_3 , B_2H_6 , B_3H_8 , Me_3B , Et_3B , complexes thereof, and derivatives thereof or combinations thereof.

31. The method of claim 30, wherein the silicon-containing film is deposited with a boron concentration in a range from about 1×10^{20} atoms/cm³ to about 2.5×10^{21} atoms/cm³.

32. The method of claim 28, wherein the at least one dopant gas includes an arsenic containing compound or a phosphorus containing compound.

33. The method of claim 28, wherein the carrier gas is selected from the group consisting of H₂, Ar, N₂, He or combinations thereof.
34. The method of claim 33, wherein the temperature is in a range from about 650°C to about 800°C.
35. The method of claim 28, wherein the deposition gas further comprises a member selected from the group of consisting of a carbon source, Cl₂SiH₂ or combinations thereof.
36. The method of claim 28, wherein the silicon-containing film is deposited within an electronic device used for CMOS, Bipolar or BiCMOS application.
37. The method of claim 36, wherein a fabrication step is selected from the group consisting of contact plug, source/drain extension, elevated source/drain or bipolar transistor.
38. The method of claim 28, wherein the silicon-containing film is deposited to a first thickness, therein SiH₄ is replaced by Cl₂SiH₂, and a second silicon-containing film is deposited to a second thickness on the silicon-containing film.
39. The method of claim 28, wherein a second silicon-containing film is deposited on the substrate before the silicon-containing film.
40. The method of claim 39, wherein the second silicon-containing film is deposited from a process gas comprising Cl₂SiH₂.

41. A selective epitaxial method for growing a silicon-containing film on a substrate comprising:

placing the substrate within a process chamber at a pressure in a range from about 0.1 Torr to about 200 Torr;

heating the substrate to a temperature in a range from about 500°C to about 900°C;

providing a deposition gas comprising Cl_2SiH_2 , HCl and a carrier gas;

depositing a silicon-containing layer on the substrate;

providing a second deposition gas comprising SiH_4 , HCl and a second carrier gas; and

depositing a second silicon-containing layer on the silicon-containing layer.

42. A method of depositing a silicon-containing film on a substrate comprising:

placing the substrate within a process chamber;

heating the substrate to a temperature in a range from about 500°C to about 900°C;

maintaining a pressure in a range from about 0.1 Torr to about 200 Torr;

providing a deposition gas comprising a SiH_4 a germanium source, HCl, at least one dopant gas and a carrier gas selected from the group consisting of N_2 , Ar, He and combinations thereof; and

depositing selectively the silicon-containing film epitaxially on the substrate.

1/2




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 2A




FIG. 2D




FIG. 2B




FIG. 2E




FIG. 2F





FIG. 2C



2/2

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US2004/030872

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H01L21/20 H01L21/205 C30B25/08 C30B29/52

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHEDMinimum documentation searched (classification system followed by classification symbols)
 IPC 7 H01L C30B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	UCHINO T ET AL: "A raised source/drain technology using in-situ P-doped SiGe and B-doped Si for 0.1-/spl mu/m CMOS ULSIS" ELECTRON DEVICES MEETING, 1997. TECHNICAL DIGEST., INTERNATIONAL WASHINGTON, DC, USA 7-10 DEC. 1997, NEW YORK, NY, USA, IEEE, US, 7 December 1997 (1997-12-07), pages 479-482. XP010265551 ISBN: 0-7803-4100-7 Fabrication Process, Figure 2	1,4,5, 7-10,13
Y	----- -/-	2,3,6, 11,12

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"a" document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

15 December 2004

22/02/2005

Name and mailing address of the ISA
 European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Wolff, G

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US2004/030872

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	<p>SEDGWICK T O ET AL: "SELECTIVE SIGE AND HEAVILY AS DOPED SI DEPOSITED AT LOW TEMPERATURE BY ATMOSPHERIC PRESSURE CHEMICAL VAPOR DEPOSITION" JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY: PART B, AMERICAN INSTITUTE OF PHYSICS. NEW YORK, US, vol. 11, no. 3, 1 May 1993 (1993-05-01), pages 1124-1128, XP000383206 ISSN: 1071-1023</p> <p>I. INTRODUCTION, II. EXPERIMENT; figures 6,9</p> <p>-----</p> <p>KAMINS T I ET AL: "KINETICS OF SELECTIVE EPITAXIAL DEPOSITION OF SI1-XGEX" APPLIED PHYSICS LETTERS, AMERICAN INSTITUTE OF PHYSICS. NEW YORK, US, vol. 61, no. 6, 10 August 1992 (1992-08-10), pages 669-671, XP000290127 ISSN: 0003-6951 the whole document</p> <p>-----</p> <p>MENON C ET AL: "Loading effect in SiGe layers grown by dichlorosilane- and silane-based epitaxy" JOURNAL OF APPLIED PHYSICS, AMERICAN INSTITUTE OF PHYSICS. NEW YORK, US, vol. 90, no. 9, 1 November 2001 (2001-11-01), pages 4805-4809, XP012054441 ISSN: 0021-8979</p> <p>II. EXPERIMENT</p> <p>-----</p>	6,11,12
Y		2,3
A		1-13

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US2004/030872

Box II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:

2. Claims Nos.: because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:

3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

see additional sheet

1. As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.

2. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.

3. As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:

4. No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

1-13

Remark on Protest

The additional search fees were accompanied by the applicant's protest.

No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. claims: 1-13

a deposition process further comprising GeH4 and at least one dopant

2. claims: 14-27

deposition process being selective and comprising germanium source and a dopant within a certain concentration range

3. claims: 28-40

deposition process further being selective at a certain deposition rate

4. claim: 41

deposition process further being selective and comprising selectively depositing a further layer

5. claim: 42

deposition process further being selective and comprising a germanium source, at least one dopant and a carrier gas of Ar, He and/or N2 (excluding H2)
